IAR Systems extends development tools performance capabilities for Andes RISC-V cores

Latest version of IAR Embedded Workbench for RISC-V adds support for latest Andes RISC-V processor technology, including AndeStar™ V5 RISC-V Performance Extension

Uppsala, Sweden—June 23, 2021— IAR Systems®, the future-proof supplier of software tools and services for embedded development, presented a new version of its professional development tools for RISC-V. With the latest release, the complete development toolchain IAR Embedded Workbench® for RISC-V adds support for latest Andes RISC-V extension and devices, enabling maximized performance in RISC-V-based applications.

Through its excellent optimization technology, IAR Embedded Workbench for RISC-V helps developers ensure the application fits the required needs and optimize the utilization of on-board memory. With the support of the AndeStar™ V5 RISC-V Performance Extension, developers can use IAR Embedded Workbench to create applications with increased performance and reduced code size. The toolchain supports all Andes 32-bit V5 RISC-V cores, including the N22, N25F, D25F, A25, A27, N45, D45 and A45. The RISC-V Packed SIMD/DSP extension specification (RVP draft) and the corresponding intrinsic functions as well as Andes DSP libraries are supported.

“AndeStar V5 RISC-V architecture brings the unique and competitive value to our RISC-V customers,” said Dr. Charlie Su, Andes Technology President and CTO. “V5 offers full compatibility to the compact, modular and extensible RISC-V technology by supporting its standard instructions. In addition, it incorporates Andes-extended features already proven in 7+ billion AndeStar V3 processors, such as Performance extension and CoDense™ extension, to applications from edge to cloud. We welcome that IAR Systems provides full support to V5 processors and brings the benefits of IAR Embedded Workbench to the RISC-V community.”

IAR Embedded Workbench for RISC-V is a complete C/C++ compiler and debugger toolchain with everything embedded developers need integrated in one single IDE. To ensure code quality, the toolchain includes C-STAT® for static code analysis. C-STAT proves code alignment with industry standards like MISRA C:2012, MISRA C++:2008 and MISRA C:2004, and also detects defects, bugs, and security vulnerabilities as defined by CERT C and the Common Weakness Enumeration (CWE). For companies working with safety-critical applications, IAR Embedded Workbench for RISC-V is available in a functional safety edition certified by TÜV SÜD according to IEC 61508, ISO 26262, IEC 62304, EN 50128, EN 50657, IEC 60730, ISO 13849, IEC 62061, IEC 61511 and ISO 25119, delivering qualified tools, simplified validation and guaranteed support through the product life cycle.

More information about IAR Systems’ offering for RISC-V is available at www.iar.com/riscv.

IAR Systems Contacts

AnnaMaria Tahlén, Media Relations & Content Manager, IAR Systems
Tel: +46 18 16 78 00 Email: annamaria.tahlen@iar.com
Tora Fridholm, Chief Marketing Officer, IAR Systems
Tel: +46 18 16 78 00 Email: tora.fridholm@iar.com

About IAR Systems
IAR Systems supplies future-proof software tools and services for embedded development, enabling companies worldwide to create the products of today and the innovations of tomorrow. Since 1983, IAR Systems’ solutions have ensured quality, reliability and efficiency in the development of over one million embedded applications. The company is headquartered in Uppsala, Sweden and has sales and support offices all over the world. Since 2018, Secure Thingz, the global domain expert in device security, embedded systems, and lifecycle management, is part of IAR Systems Group AB. IAR Systems Group AB is listed on NASDAQ OMX Stockholm, Mid Cap. Learn more at www.iar.com.

#IAR Systems, #IAR Embedded Workbench, #Embedded Trust,#C-Trust,#C-SPY, #C-RUN, #C-STAT, #IAR Visual State, #IAR KickStart Kit, #I-jet, #I-jet Trace, #I-scope, #IAR Academy

Continue ReadingIAR Systems extends development tools performance capabilities for Andes RISC-V cores

PUFsecurity and Andes Technology Cooperate to Integrate Crypto Coprocessor PUFiot into RISC-V AIoT Security Platform

HSINCHU, TAIWAN – June 2nd, 2021 –PUFsecurity, a security solutions IP company, and Andes Technology (TWSE: 6533), a leading RISC-V CPU IP vendor, are the first to incorporate PUFsecurity’s PUFiot crypto coprocessor with Andes Technology’s D25F CPU and its associated platform AE350. With this successful integration, PUFiot will become a part of the AndeSentry™ security framework from Andes Technology, offering a rich set of security solutions for the RISC-V ecosystem.

PUFsecurity jointly develops the security solution PUFiot with eMemory (TWSE: 3529), combining eMemory’s innovative NeoPUF, a physically unclonable function (PUF) that could be the chip fingerprint, along with the leading anti-fuse one-time programmable (OTP) memory, NeoFuse, and PUFsecurity’s root of trust and NIST CAVP-certified cryptographic engines (including symmetric/asymmetric ciphers, hashes, key wrapping, message authentication, etc.). Featuring multiple analog/digital anti-tampering designs to prevent both invasive attacks (such as those utilizing focused ion beam, FIB) and non-invasive ones (such as side-channel analysis), PUFiot provides a solid security boundary for chip protection.

Using PUF-derived chip fingerprints to internally generate key pairs and inborn IDs, PUFiot lowers the cost of supporting zero-touch deployment to meet the secure onboarding requirements of AI/IoT/5G multi-terabyte, networked devices. In other words, PUFiot can assist cloud-based application ecosystems in achieving zero-trust compliant security operations.

Andes Technology’s RISC-V D25F is a 32-bit high-performance processor core that supports single/double-precision floating-point operations, RVP P-extension (DSP/SIMD) instructions and Physical Memory Protection (PMP). The pre-integrated AE350 platform comprises AHB/AXI bus matrix, interrupt control, debug module, and commonly used peripherals such as GPIO, I2C, PWM, QSPI, UART, and WatchDog Timer. It greatly simplifies the SoC construction for customers. D25F processor with the AE350 platform have already been licensed to many customers for use in a broad range of market, including the emerging AIoT applications.

AndeSentry™ security framework enables open collaboration and brings out a variety of security solutions. Now included in AndeSentry™, PUFiot provides secure storage, root of trust, and hardware cryptographic engines. When integrated with the D25F+AE350 platform, PUFiot supports system-level security features such as secure boot/OTA (over-the-air) updates and firmware/software protection. The combined solution is ideal for the growing secured AIoT applications.

The successful partnership between Andes Technology and PUFsecurity is a significant milestone for the security IP industry, which will lead to the development of even more cost-effective hardware security solutions for the RISC-V ecosystem.

About PUFsecurity
PUFsecurity is a subsidiary of eMemory and is dedicated to innovating PUF-based security solutions. By leveraging our technical acumen and achievements, including core IPs such as NeoPUF and OTP from eMemory, PUFsecurity brings PUF-based security to the market. The latest solutions include the integrated, five-in-one hardware root-of-trust module (PUFrt) and PUF-based crypto co-processor (PUFiot). PUFsecurity offers hardware security IP solutions with superior performance and cost-efficiency in a wide range of process nodes with our proven industry expertise.
For more information please visit: http://www.pufsecurity.com

About Andes Technology
Sixteen years in business and a Founding Premier member of RISC-V International, Andes is a leading supplier of high-performance/low-power 32/64-bit embedded processor IP solutions, and a main force to take RISC-V mainstream. Andes’ fifth-generation AndeStar™ architecture adopted the RISC-V as the base. Its V5 RISC-V CPU families range from tiny 32-bit cores to advanced 64-bit cores with DSP, FPU, Vector, Linux, superscalar, and/or multicore capabilities. The annual volume of Andes-Embedded SoCs has exceeded 2 billion since 2020 and the cumulative volume has reached 7 billion.
For more information, please visit https://www.andestech.com

About RISC-V AndesCore™
Andes Technology’s comprehensive CPU includes entry-level, mid-range, high-end, extensible and security families to address the full range of embedded electronics products, especially for connected, smart and green applications. From 2017, Andes expands its product line to RISC-V processors and provides a total solution in V5 family cores, including N22, N25F/NX25F, D25F, A25/AX25, A25MP/AX25MP, A27/AX27/NX27V, A45/D45/N45 and AX45/DX45/NX45.
For more information about Andes Technology, please visit: http://www.andestech.com/

Continue ReadingPUFsecurity and Andes Technology Cooperate to Integrate Crypto Coprocessor PUFiot into RISC-V AIoT Security Platform