

2019 RISC-V CON • BEIJING

面向下一代计算的 芯片敏捷开发方法与开源芯片生态

张 科

2019年11月14日



中国科学院计算技术研究所
Institute of Computing Technology, Chinese Academy of Sciences




中国开放指令生态 (RISC-V) 联盟
China RISC-V Alliance




鹏城实验室
Peng Cheng Laboratory

agile *adj.* 敏捷的; 机敏的; 活泼的



www.dilbert.com scottadams@aol.com



11-16-05 © 2005 Scott Adams, Inc./Dist. by UFS, Inc.





提 纲

1

开源芯片的缘起

2

开源芯片的要素

3

愿景展望与总结

提 纲

1

开源芯片的缘起

2


开源芯片的要素

3

愿景展望与总结


三个驱动力

① 摩尔定律逐步放缓，亟需领域专用架构



- John L. Hennessy and David A. Patterson, A New Golden Age for Computer Architecture, CACM, Feb. 2019.
- <https://www.anandtech.com/show/13392/the-iphone-xs-xs-max-review-unveiling-the-silicon-secrets/4>


领域专用体系结构兴起



- 如何弥补软硬件性能鸿沟?
- 硬件加速器/领域专用架构
- Domain Specific Architecture


如何经济地、快速地定制领域专用芯片

- 领域专用→碎片化




- 降低芯片设计门槛

- 时间：年 → 月/周
- 成本：亿/千万 → 百万/十万



② 人才培养：优秀人才储备严重不足

- **80%与4%**：2008至2017十年间**计算机系统结构领域**国际顶级会议ISCA论文中80%的**第一作者**来自美国机构，**仅有4%来自中国机构**，计算机教育和科研水平差距依旧较大！



International Symposium on Computer Architecture
(ISCA) 十年论文第一作者统计情况

美国上世纪80年代集成电路人才培养难题


1970年代末至1980年代中期，美国也曾遭遇人才储备不足问题

- 集成电路的设计和生产成本不断增加，政府研究经费却不断减少，导致只有**很少的**大学开展半导体相关的研究
- 1982年，全美上千所大学中只有**不到100位教授和学生**从事半导体相关的研究

SRG


The Semiconductor Environment in 1982

U.S. semiconductor companies were rapidly losing market share and federal support for silicon research was decreasing.




Very little silicon-oriented research was being conducted in universities.

- Less than 100 students and faculty conducted silicon research.



As a result, the pipeline of talent was drying up.




The diagram illustrates a 'drying up' pipeline of talent. It consists of four downward-pointing arrows of decreasing length from left to right, representing the flow from Market Share to Federal funding, then to Research, and finally to Talent. The arrows are colored green, red, blue, and black respectively.

<https://www.src.org/src/story/src-celebrating-30-years/>


③ 降低芯片设计门槛，缓解人才危机，推动产业变革

- 1981年，DARPA启动 **MOSIS项目**，提出了 **MPW模式**，数量级降低芯片设计成本



- 三十余年来为大学和研究机构流了60000多款芯片，培养了数万名学生

- 催生半导体产业新的商业模式与变革
 - 无晶圆企业
 - 代工企业




* MOSIS: 美国DARPA于1981年1月建立的“金属氧化物半导体执行服务机构”

* MPW: Multi-Project Wafer, 多项目晶圆

Source: Andreas Olofsson, Intelligent Design of Electronic Assets (IDEA), 2017

当今芯片的设计门槛依旧很高


- **时间长**：英伟达Xavier SoC设计用了**8000人年**
- **成本高**：终端芯片14nm工艺为例，**上亿元**研发经费
- 只有**少数**企业能承受中高端芯片研发成本，大学无能力开展芯片研究，**制约芯片领域的创新，芯片人才培养能力严重不足**



Source: Andreas Olofsson, Intelligent Design of Electronic Assets (IDEA), 2017


芯片领域投资成本居高不下

互联网领域融资



V.S.

芯片领域融资




能否降低芯片设计门槛，实现.....

- 让3-5人的小团队可以创办芯片创业公司
- 让学生不再害怕做硬件、做芯片
- 让做芯片像写APP那么简单
- 让天下没有难做的芯片
-

开源软件的成功经验

- 降低互联网创新的门槛
 - **3-5位**开发人员用**几个月**即可快速开发创新业务，例如滴滴、摩拜等
- 提高互联网企业自主能力
 - 互联网公司敢于 **“去IOE”**




芯片设计制造流程



开源芯片的引入

- **芯片开源**是指将硬件描述语言编写的芯片设计代码(RTL)、自动化设计工具生成的芯片制造版图文件(GDSII)、设计过程中各种工具的脚本及工程配置文件等开源
- 作为信息产业的基石，在各类芯片之中，**处理器芯片**是设计与制造过程最为复杂的一类芯片，被公认为“集成电路皇冠上的明珠”，更是各国争相抢占的制高点
 - **指令集架构(ISA)**是处理器芯片的“灵魂”
- 如果处理器芯片能够**①基于开放、免费的指令集架构设计**，**②并将设计源代码等文件开源**，势必会推动芯片及信息产业新一轮的变革

然而，芯片开源始终存在一个“死结”



提 纲

1

开源芯片的缘起

2


开源芯片的要素

3

愿景展望与总结

开源芯片生态的四个要素

- **开源芯片+敏捷开发**: 降低芯片设计的**人力、EDA、IP**成本



芯片敏捷设计方法

处理器芯片的敏捷设计、实现与验证

高效抽象的处理器芯片
硬件设计语言与工具

快速迭代的芯片设计与
系统级原型验证方法

开源芯片的两个概念

- **ISA指令集与微结构设计**两个不同层次
 - 前者对应**规范标准**，后者对应**源码**

		Designs (“Source”)		
		<i>Designs</i>	<i>Free & Open Designs</i>	<i>Licensable Designs</i>
Specifications	<i>Specifications</i>			
	<i>Free & Open Spec</i>	“Open Source”		
	<i>Licensable Spec</i>			
	<i>Closed Spec</i>			

RISC-V: 降低IP成本的新模式



RISC-V

Instruction Sets Want to be Free!

<i>Field</i>	<i>Standard</i>	<i>Free, Open Impl.</i>	<i>Proprietary Impl.</i>
Networking	Ethernet, TCP/IP	Many	Many
OS	Posix	Linux, FreeBSD	M/S Windows
Compilers	C	gcc, LLVM	Intel icc, ARMcc
Databases	SQL	MySQL, PostgreSQL	Oracle 12C, M/S DB2
Graphics	OpenGL	Mesa3D	M/S DirectX
ISA	??????	-----	x86, ARM, IBM360

国际RISC-V基金会

- 2015年成立，全球已有325+家成员
- 中国大陆仅有25家 (2019/11/6数据)



CRVA: 中国开放指令生态(RISC-V)联盟

2018年11月

中国开放指令生态联盟成立

- 九个月筹备，计算所牵头于11月8日乌镇世界互联网大会成立联盟



得到包括网信办、工信部、中科院等部委以及图灵奖得主Patterson教授大力支持

至2019年11月，已有60余家会员单位

联盟网址 <http://crva.io>



联盟微信
公众号



CRVA联盟在2019年的系列活动

- **2019年1月**，发布《开放指令集与开源芯片发展报告》
- **2019年5月**，发布《开源项目风险分析与对策建议》
- **2019年6月**，组织召开世界智能计算机大会开源芯片论坛
- **2019年7月**，联盟九个项目入驻“iHub开源托管平台”
- **2019年9月**，组织第十六届海峡两岸信息产业和技术标准论坛
开放计算架构生态分论坛
- **2019年10月**，协助举办第六届**世界互联网大会开源芯片论坛**
参加**互联网之光展览**，举办**中国计算机大会分论坛**
- **2019年11月**，举办**第一届中国RISC-V论坛（CRVF 2019）**
举办首届RISC-V国际智能系统大赛
- **2019年12月**，将成立联盟**技术工作组**




crva.io 免费下载

第一届中国RISC-V论坛收稿及参会情况


- 收稿共48篇，其中来自工业界29篇，学术界19篇
- 录用31篇Oral，17篇Poster
- 共539人注册，其中工业界419人，学术界120人
 - 共有七个邀请报告
 - 设置八个Session

投稿分布图 Papers



• 学术界 (Academia)
• 工业界 (Industry)

参会分布图 Attendees



• 学术界 (Academia)
• 工业界 (Industry)

会议第一天: 11月12日

Lightning Session Chaired by Zhijian Chen

Education Session Chaired by Cissy Yuan

Security Session Chaired by Cissy Yuan

Poster Session

会议第二天: 11月13日

Support and Verification Session I Chaired by Jianying Peng

Support and Verification Session II Chaired by Fengwei Zhang

System Software and Compilers Session Chaired by Yanjun Wu

Architecture Chaired by Yunbin Xia

Deep Learning Chaired by Yanjun Wu

Panel Session

一个平台

**芯片敏捷开发的服务平台
集成开源芯片生态四要素**

思沃(SERVE)


面向RISC-V开源芯片生态的系统级原型验证服务平台

System Emulation and Prototyping for RISC-V Environment



SERVE.r

基于Xilinx
PYNQ-Z2低成本
精简普及版



SERVE.i

基于FIDUS
Sidewinder-100
高性能增强版



SERVE.s

多节点集群版
(精简/高性能集群)




SERVE.c

云服务版
(精简/高性能云)




SERVE.v

标签化冯·诺伊曼
体系结构版本
(LvNA)



SERVE.r: 低成本RISC-V全系统原型验证平台



```
The programs included with the Debian GNU/Linux system are free software;
the exact distribution terms for each program are described in the
individual files in /usr/share/doc/*/copyright.

Debian GNU/Linux comes with ABSOLUTELY NO WARRANTY, to the extent
permitted by applicable law.
root@rv-hfu-01:~# uname -a
Linux rv-hfu-01 4.19.0-00056-g3735af2 #1 SMP Wed Jul 24 22:08:39 CST 2019 riscv64 GNU/Linux
```


挂载Debian
文件系统

```
root@rv-hfu-01:~# ip addr show eth0
2: eth0: <BROADCAST,MULTICAST,UP,LOWER UP> mtu 1500 qdisc pfifo_fast state UP
    link/ether a6:b2:91:23:3b:e5 brd ff:ff:ff:ff:ff:ff
    inet 192.168.100.10/24 scope global eth0
        valid_lft forever preferred_lft forever
    inet6 fe80::a4b2:91ff:fe23:3be5/64 scope link
        valid_lft forever preferred_lft forever
root@rv-hfu-01:~# ping 192.168.100.20
PING 192.168.100.20 (192.168.100.20) 56(84) bytes of data:
64 bytes from 192.168.100.20: icmp_seq=1 ttl=128 time=0.672 ms
64 bytes from 192.168.100.20: icmp_seq=2 ttl=128 time=0.542 ms
64 bytes from 192.168.100.20: icmp_seq=3 ttl=128 time=0.531 ms
```

千兆以太网通路测试


平台特性配置

- 低门槛、低成本、低功耗、快速自启动
- 可配置Rocket单/双核@50-100MHz
- 外设硬核控制器(串口/以太网/SD/多模USB等)
- 可扩展FPGA加速逻辑IP与HDMI等接口
- Linux v4.19内核+ Debian OS社区生态
- 快速开展操作系统及应用层软件开发



开源开放的全系统软硬件栈环境

SERVE.r 软件调试环境



GDB交互

```
free@free-ThinkPad-T450: ~/workspace/pynq
(gdb) load
Loading section .text, size 0xc2 lma 0x10000000
Loading section .data, size 0x34 lma 0x100010c8
Start address 0x10000000, load size 246
Transfer rate: 16 KB/sec, 123 bytes/write.
(gdb) set $pc=0x10000000
(gdb) b _start
Breakpoint 1 at 0x10000000: file baremetal.S, line 4.
(gdb) c
Continuing.

Breakpoint 1, _start () at baremetal.S:4
4      jal main
(gdb) s
main () at baremetal.c:24
24     init_uart();
(gdb) n
27     for(i = 0;array[i];i++)
(gdb)
28     _putc(array[i]);
(gdb) p i
$1 = 0
(gdb) p array
$2 = "\r\n\r\n", '*' <repeats 14 times>, "\r\n Hello World!\r\n", '*' <repeats 14 times>, "\r\n"
(gdb) c
Continuing.
```

串口输出

```
free@free-ThinkPad-T450: ~
RISC-V Execution in BootROM...
Passing Control to RISC-V Berkeley Boot Loader(BBL)...

*****
Hello World!
*****
```

```
free@free-ThinkPad-T450: ~/workspace/pynq/riscv-os-on-pynq/software/riscv-linux
Loading section __param, size 0x1e28 lma 0x107cfd38
Loading section __modver, size 0x20 lma 0x107d1b60
Loading section .srodata, size 0x3b0 lma 0x107d1b80
Loading section .data, size 0x39fe0 lma 0x107d2000
Loading section __bug_table, size 0x5070 lma 0x1080bfe0
Loading section .sdata, size 0x298c lma 0x10811050
Loading section __ex_table, size 0x1880 lma 0x108dd610
Loading section .notes, size 0x3c lma 0x108dee90
Start address 0xfffffe0000000000, load size 6374900
Transfer rate: 246 KB/sec, 15624 bytes/write.
(gdb) set $pc=0x10200000
(gdb) d
Delete all breakpoints? (y or n) y
(gdb) hb start_kernel
Hardware assisted breakpoint 2 at 0xfffffe000000650: file /home/free/workspace/pynq/riscv-os-on-pynq/software/riscv/linux/init/main.c, line 536.
(gdb) disp/5l $pc
1: x/5l $pc
=> 0x10200000: csrw    sle,zero
0x10200004: auipc  gp,0x612
0x10200008: addi   gp,gp,-1972
0x1020000c: lui    t0,0x6
0x1020000e: csrw   sstatus,t0
(gdb) c
Continuing.

Breakpoint 2, start_kernel ()
at /home/free/workspace/pynq/riscv-os-on-pynq/software/riscv/linux/init/main.c:536
536      set_task_stack_end_magic(&init_task);
1: x/5l $pc
=> 0xfffffe000000650 <start_kernel+12>: auipc  a0,0x5d9
0xfffffe000000654 <start_kernel+16>: addi   a0,a0,1648
0xfffffe000000658 <start_kernel+20>:
jal ra,0xfffffe000035700 <set_task_stack_end_magic>
0xfffffe00000065c <start_kernel+24>:
jal ra,0xfffffe000020be <smp_setup_processor_id>
0xfffffe000000660 <start_kernel+28>:
jal ra,0xfffffe00006522 <cgroup_init_early>
(gdb)
```


SERVE.i: 基于FIDUS的高性能RISC-V全系统平台



```
xilinx-pcie 40000000.axi-pcie: PCIe Link is UP
xilinx-pcie 40000000.axi-pcie: host bridge /amba_pl@0/axi-pcie@70000
xilinx-pcie 40000000.axi-pcie: No bus range found for /amba_pl@0/a
xilinx-pcie 40000000.axi-pcie: MEM 0x70000000..0x7fffffff -> 0x700
xilinx-pcie 40000000.axi-pcie: PCI host bridge to bus 0000:00
pci_bus 0000:00: root bus resource [bus 00-ff]
pci_bus 0000:00: root bus resource [mem 0x70000000-0x7fffffff]
pci 0000:00:00.0: BAR 0: assigned [mem 0x70000000-0x73ffffff 64bit]
pci 0000:00:00.0: BAR 8: assigned [mem 0x74000000-0x740ffffff]
pci 0000:01:00.0: BAR 0: assigned [mem 0x74000000-0x74003fff 64bit]
pci 0000:00:00.0: PCI bridge to [bus 01]
pci 0000:00:00.0: bridge window [mem 0x74000000-0x740ffffff]
nvme nvme0: pci function 0000:01:00.0
```

```
[ OK ] Started Remove Stale Onlin.|ext4 Metadata C
[ OK ] Reached target Graphical Interface.
Starting Update UTMP about System Runlevel C
[ OK ] Started Update UTMP about System Runlevel C
```

```
Debian GNU/Linux bullseye/sid label-riscv hvc0
label-riscv login: root
Password:
Last login: Thu Feb 14 10:16:45 UTC 2019 on hvc0
Linux label-riscv 4.18.0-ga57318a4-dirty #41 SMP Wed
```

```
The programs included with the Debian GNU/Linux system
the exact distribution terms for each program are de
individual files in /usr/share/doc/*/copyright.
```

```
Debian GNU/Linux comes with ABSOLUTELY NO WARRANTY,
permitted by applicable law.
root@label-riscv [10:15:21 ~] $ cat /proc/cpuinfo
hart      : 0
isa       : rv64imac
mmu       : sv39
uarch     : sifive,rocket0
root@label-riscv [10:15:27 ~] $
```

PCIe
扫描

Debian
登录

cpuinfo
输出

```
root@fidus-88:~/master# ifconfig eth0 192.168.1.1
root@fidus-88:~/master# ssh root@192.168.1.2
root@192.168.1.2's password:
Linux label-riscv 4.18.0-ga57318a4-dirty #41 SMP W

The programs included with the Debian GNU/Linux system
the exact distribution terms for each program are de
individual files in /usr/share/doc/*/copyright.

Debian GNU/Linux comes with ABSOLUTELY NO WARRANTY,
permitted by applicable law.
Last login: Thu Feb 14 10:15:37 2019
root@label-riscv [10:16:22 ~] $
```

ssh登录

```
root@label-riscv [10:18:55 ~] $ cd gcc-example/
root@label-riscv [10:18:58 ~/gcc-example] $ ls
root@label-riscv [10:18:58 ~/gcc-example] $ vim hello.c
root@label-riscv [10:19:29 ~/gcc-example] $ cat hello.c
#include <stdio.h>
int main() {
    printf("Hello Labeled RISC-V!\n");
    return 0;
}
root@label-riscv [10:19:33 ~/gcc-example] $ gcc hello.c
root@label-riscv [10:19:41 ~/gcc-example] $ ./a.out
Hello Labeled RISC-V!
root@label-riscv [10:19:44 ~/gcc-example] $
```

gcc编译

```
root@label-riscv [10:20:00 ~] $ python3
Python 3.7.4 (default, Jul 11 2019, 10:43:21)
[GCC 8.3.0] on linux
Type "help", "copyright", "credits" or "license" for more information.
>>> print("Hello Labeled RISC-V!")
Hello Labeled RISC-V!
>>>
root@label-riscv [10:20:20 ~] $
```

运行python

```
root@label-riscv [10:20:52 ~/java-example] $ ls
Hello.java
root@label-riscv [10:20:56 ~/java-example] $ cat Hello.java
public class Hello {
    public static void main(String[] args) {
        System.out.println("Hello Labeled RISC-V!");
    }
}
root@label-riscv [10:21:04 ~/java-example] $ javac Hello.java
root@label-riscv [10:32:41 ~/java-example] $ java Hello
Hello Labeled RISC-V!
root@label-riscv [10:33:09 ~/java-example] $
```

java编译

```
root@label-riscv [10:33:14 ~] $ ls
gcc-example hello-x86-native java-example microbench-x86-native nexus-am qemu
root@label-riscv [10:33:18 ~] $ file hello-x86-native
hello-x86-native: ELF 32-bit LSB executable, Intel 80386, version 1 (GNU/Linux), st
ed
root@label-riscv [10:33:26 ~] $ ./qemu/i386-linux-user/qemu-i386 hello-x86-native
Hello World from a(n) x86 prog
Hello World from a(n) x86 prog
Hello World from a(n) x86 prog
Hello World from a(n) x86 prog
Hello World from a(n) x86 prog
Hello World from a(n) x86 prog
```

通过qemu运行x86程序

SERVE.s: 集群版本RISC-V全系统平台



- 集成多个通过标准千兆以太网网络互连的SERVE.r或SERVE.s节点
- 便于多人同时同地开展RISC-V系统级验证
- 基于Debian生态，可构建并行编程环境

Ke Zhang, Yisong Chang, Mingyu Chen, Yungang Bao, Zhiwei Xu. **ZyCube: An In-House Mini-Cluster for Agilely Developing and Conducting Computer System Course Projects** (Poster), in the Proceedings of ACM Global Computing Education Conference 2019 (*CompEd2019*), May 2019, Chengdu, China

SERVE.c: 云平台版本

基于网络
7 x 24小时
不间断服务

Scale-Out
验证评估

提供更多FPGA
逻辑资源及
异构加速能力

提供更加真实的
数据中心与云计算
应用负载评估环境



32路基于
Zynq SoC
FPGA的
RISC-V
全系统节点

动态弹性分配
硬件板卡资源

高密度
低功耗

支持更大规模
的并发验证
和远程调试

RV-Prototype-
as-a-Service

SERVE.v: 标签化冯诺依曼体系结构 LvNA

Labeled RISC-V FPGA原型系统配置


- rocket核心 * 4
- 16KB L1 I\$, 16KB L1 D\$, 2MB L2\$
- 千兆以太网
- Linux v4.18内核
- 可运行Redis、Memcached等应用
- **支持标签化特色的性能调控技术**



基于
FIDUS
板卡部署

GF 14nm ASIC流片评估结果

- Slow Corner, 0.72V, 125C
- 核心频率1.25GHz
- L2 Cache频率625MHz
- 芯片面积1.9mm x 1.7mm



Yungang Bao, Sa Wang, Labeled von Neumann Architecture for Software-Defined Cloud. *Journal of Computer Science and Technology (JCST)*, 32(2): 219-223, 2017.

硬件应用案例：开源RISC-V核实现与优化

均在 **SERVE.i** 或 **SERVE.v** 上开展

已完成
进行中
计划中

▶ Bug修复

- FIRRTL编译性能bug
- RAS性能bug
- BOOM的LSQ功能bug

▶ 性能改进

- 神经网络分支预测器
- DRRIP末级缓存替换算法
- Non-blocking的流水化末级缓存
- L1/LLC预取
- Load-to-use延迟优化

▶ 创新尝试

- 资源低开销的OoO调度器设计
- 自动化末级缓存容量划分
- 多bank的寄存器堆
- LSQ内存模型

▶ 测试验证和设计方法


- 基于Lock-step的差分测试
- BOOM的断点支持
- 自动流水化设计范式

▶


软件应用案例：帮助RedHat移植Fedora

- RedHat工程师远程登录使用**火苗**进行Fedora的移植

火苗 = SERVE.c + SERVE.v



RedHat工程师到访计算所



```
Starting Hostname Service...
[ OK ] Started Permit User Sessions.
Starting Terminate Plymouth Boot Screen...
Starting Hold until boot process finishes up...
[ OK ] Started Terminate Plymouth Boot Screen.
[ OK ] Started Hold until boot process finishes up.

Welcome to the Fedora/RISC-V disk image
https://fedoraproject.org/wiki/Architectures/RISC-V

Build date: Wed Jul 3 20:19:49 UTC 2019

Kernel 4.18.0-ga57318a4-dirty on an riscv64 (hvc0)

The root password is ..riscv...

To install new packages use 'dnf install ...'
To upgrade disk image use 'dnf upgrade --best'

If DNS isn't working, try editing ../etc/yum.repos.d/fedora-riscv.repo...

For updates and latest information read:
https://fedorapeople.org/groups/risc-v/disk-images/readme.txt


Fedora/RISC-V
-----
Koji: http://fedora-riscv.tranquillity.se/koji/
SCM: http://fedora-riscv.tranquillity.se:3000/
Distribution rep.: http://fedora-riscv.tranquillity.se/repos-dist/
Koji internal rep.: http://fedora-riscv.tranquillity.se/repos/
[ 230.410000] tx_irq = 4
[ 230.410000] rx_irq = 5
fedora-riscv login: root
Password:
[root@fedora-riscv ~]# passwd
```

在火苗上成功登录Fedora


秉承开放开源，服务国际社区

▶ 支持从世界各地远程登录使用

国内外研究机构与大学
基于该平台开展
研究与产品开发



SERVE.r/v已在国内开源托管平台提供下载



The screenshot shows a web browser window displaying the project page for 'chang-steve / SERVE.r: 精简普及型RISC-V开源芯片设计系统级验证及原型平台' on the Code.IHUB.org.cn platform. The page includes a navigation bar with 'Activities 1', '任务', 'Resources', 'Repositories 5', 'Pull Requests', 'Roadmap', 'Calendar', and 'Gantt'. The main content area features a detailed description of the RISC-V platform, its features, and a QR code for quick access. The footer contains the project name, creation time, and two URLs: 'https://code.ihub.org.cn/projects/373' and 'https://github.com/ict-accel-team/SERVE.r'.

鹏城汇智 首页 登录 | 注册

chang-steve / SERVE.r: 精简普及型RISC-V开源芯片设计系统级验证及原型平台

Activities 1 任务 Resources Repositories 5 Pull Requests Roadmap Calendar Gantt

RISC-V开源芯片设计系统级验证及原型平台SERVE (System Emulation and Prototyping for RISC-V Environment) 涵盖精简普及型 (SERVE.r) 、高性能增强型(SERVE.i)、多节点集群型 (SERVE.s) 及云化服务型 (SERVE.c) 等多种不同规格版本, 满足不同类型用户进行RISC-V软硬件系统级协同设计及验证评估的差异化需求; 同时提供支持自研新型标签化冯·诺伊曼体系结构 (LvNA) 的SERVE.v版本, 有效提升不同应用负载的服务质量, 降低应用执行过程中的不确定性。

平台主要特点:


- 实现RISC-V硬件系统的独立自治
- 可在上电后自动运行并直接控制平台上真实的物理接口
- 支持在RISC-V处理器核上运行标准Linux和Debian等主流软件生态

SERVE.r平台基于低成本、低功耗、便于携带的商用PYNQ FPGA板卡构建, 并通过简单的使用方法, 使用户迅速开展RISC-V软硬件原型系统开发。

SERVE.r: 精简普及型RISC-V开源芯片设计系统级验证及原型平台 | 项目 chang-steve

创建时间: 08/10/2019 09:01 AM

<https://code.ihub.org.cn/projects/373>
<https://github.com/ict-accel-team/SERVE.r>



提 纲

1

开源芯片的缘起

2



开源芯片的要素

3

愿景展望与总结

Architecture 2030 @ ISCA'16


arch2030.cs.washington.edu



Architecture 2030 @ ISCA'16

Luis Ceze, Tom Wenisch

Mark Hill
(CCC liaison, mentor)



Computer Architecture 2030

Big themes

- Making HW as easy to design/write as SW, open sourcing
- New devices/better exploitation of physics/biology
- Post-ISA era
- Post-Dennard/Post-Moore
- Vertical integration (systems companies)
- von Neuman is dead, long live von Neumann

- 开源硬件(芯片)
 - 让开发硬件像开发软件那么容易, 成为备受关注的
- 重大主题 (Big themes)**


SIGARCH Visioning Workshop @ ISCA'19

<https://sites.google.com/view/agile-and-open-hardware>


开源芯片内涵广泛，不仅仅只是RISC-V!




开放开源指令集与设计 (UC Berkeley/Google)




开源EDA工具链 (UCSD)




抽象硬件/设计流程 (MIT/Nvidia)




高层次综合 (UCLA)




加速器敏捷设计与DSL (MIT/Stanford)




高效模拟与验证方法 (Google)



硬件代码自动生成 (UC Berkeley)



端到端形式化验证 (MIT)



SIGARCH Visioning Workshop @ ISCA'19

● 11个报告 (美国10个, 中国仅1个)

- **大学:** Berkeley/MIT/Stanford/UCLA/UCSD
- **企业:** Nvidia、Google
- **政府机构:** DARPA

美国各界积极投入,
中国任重道远!

- 9:05 am - 9:35 am, **David Patterson, UC Berkeley/Google**, *A New Golden Age for Computer Architecture*
- 9:35 am - 10:05 am, **Vivienne Sze, MIT**, *Domain-Specific Architectures for AI and Robotics: Opportunities and Challenges*
- 10:05 am - 10:35 am, **Serge Leef, DARPA**, *Automatic Implementation of Secure Silicon*
- 10:35 am - 11:05 am, **Andrew Kahng, UCSD**, *Bringing Design Technology and Architecture Closer Together: What Open Source Might Enable*
- 11:30 am - 12:00 pm, **Yungang Bao, Chinese Academy of Sciences**, *The Four Steps to An Open-Source Chip Design Ecosystem*
- 12:00 pm - 12:30 pm, **Richard Ho, Google**, *Building A Sustainable Open-Source Hardware Ecosystem*
- 2:00 pm - 2:30 pm, **Mark Horowitz, Stanford**, *AHA! – Agile HARDware*
- 2:30 pm - 3:00 pm, **Jason Cong, UCLA**, *Democratize Customizable Computing*
- 3:00 pm - 3:30 pm, **Brucek Khailany, NVIDIA**, *Machine-Learning-Assisted Agile VLSI Design for Machine Learning*
- 4:00 pm - 4:30 pm, **Borivoje Nikolić, UC Berkeley**, *Generating the Next Wave of Custom Chips*
- 4:30 pm - 5:00 pm, **Adam Chlipala, MIT**, *Strong Formal Verification Across a Hardware-Software Stack with RISC-V*

远景研讨会(SIGARCH Visioning Workshop)纪要

面向下一代计算的
开源芯片与敏捷开发方法

包云岗


中国科学院计算技术研究所
鹏城实验室开源芯片院士工作室
中国开放指令生态(RISC-V)联盟

2019年8月


总结

这是一个打破开源芯片死结的时代

这是一个打造开源芯片生态的时代



致谢



(2014) 左起: 姚治成、李品、王聪、包云岗、展旭升、靳鑫、李凯 (普林斯顿大学教授)、李宇鹏、隋秀锋、马久跃、徐天妮、屈宇鹏、黄博文



(2016) 左起: 包云岗、李文捷、姚治成、吕文彬、颜值远、薛涵、徐天妮、靳鑫、徐渊、王州、余子濠、黄博文、展旭升



(2019) 左起: 蒋德钧、解壁伟、唐丹、张科、赵然、常轶松、余子濠、包云岗

特别感谢李国杰院士、倪光南院士、孙凝晖所长、徐志伟研究员、包云岗研究员、陈明宇研究员等计算所同事和先进计算机系统研究中心全体成员，以及各界人士的支持与帮助！

2019 RISC-V CON • BEIJING

面向下一代计算的芯片敏捷开发方法与开源芯片生态

谢谢！
请批评指正！

张 科

zhangke@ict.ac.cn



中国科学院计算技术研究所
Institute of Computing Technology, Chinese Academy of Sciences



中国开放指令生态 (RISC-V) 联盟
China RISC-V Alliance



鹏城实验室
Peng Cheng Laboratory